SCBS079B - NOVEMBER 1991 - REVISED APRIL 1994

- State-of-the-Art BiCMOS Design Significantly Reduces I<sub>CC7</sub>
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- 3-State B Outputs Sink 48 mA or 64 mA and Source 12 mA or 15 mA
- Package Options Include Plastic Small-Outline (DW) Packages and Standard Plastic 300-mil DIPs (NT)

#### description

The SN74BCT657 contains eight noninverting transceivers with 3-state outputs and an 8-bit parity generator/checker. It is intended for busoriented applications.

(TOP VIEW) 24 NOE T/R A1 🛮 2 23 B1 A2 🛛 3 22 **∏** B2 A3 **∏** 4 21 T B3 20 B4 A4 ∏ 5 А5 П 19 **∏** GND 6 18 GND V<sub>CC</sub>  $\square$  7 17 B5 A6 **∏** 8 16**∏** B6 A7  $\Pi$  9 15 B7 A8 **∏** 10 ODD/EVEN [] 11 14 B8 13 PARITY **ERR** 12

DW OR NT PACKAGE

The transmit/receive  $(T/\overline{R})$  input determines the direction of the data flow through the bidirectional transceivers. When  $T/\overline{R}$  is high, data is transmitted from the A port to the B port. When  $T/\overline{R}$  is low, data is received at the A port from the B port.

When the output-enable (OE) input is high, both the A and B ports are placed in a high-impedance state (disabled). The ODD/EVEN input allows the user to select between odd or even parity systems.

When transmitting from A port to B port ( $T/\overline{R}$  high), PARITY is an output from the generator/checker. When receiving from B port to A port ( $T/\overline{R}$  low), PARITY is an input.

When transmitting (T/R high), the parity-select (ODD/EVEN) input is made high or low as appropriate. The A port is then polled to determine the number of high bits. The PARITY output goes to the logic state determined by the parity-select (ODD/EVEN) input and the number of high bits on A port. When ODD/EVEN is low (for even parity) and the number of high bits on A port is odd, the PARITY will be high, transmitting even parity. If the number of high bits on A port is even, the PARITY will be low, keeping even parity.

When in the receive mode  $(T/\overline{R} \text{ low})$ , the B port is polled to determine the number of high bits. If ODD/ $\overline{\text{EVEN}}$  is low (for even parity) and the number of highs on B port is as follows:

- Odd and the PARITY input is high, then ERR will be high signifying no error.
- Even and the PARITY input is high, then ERR will be low indicating an error.


The SN74BCT657 is characterized for operation from 0°C to 70°C.

SCBS079B - NOVEMBER 1991 - REVISED APRIL 1994

#### **FUNCTION TABLE**

NUMBER OF A OR B	INPUTS			INPUT/OUTPUT	OUTPUTS		
INPUTS THAT ARE HIGH	OE	T/R	ODD/EVEN	PARITY	ERR	OUTPUT MODE	
	L	Н	Н	Н	Z	Transmit	
	L	Н	L	L	Z	Transmit	
02469	L	L	Н	Н	Н	Receive	
0, 2, 4, 6, 8	L	L	Н	L	L	Receive	
	L	L	L	Н	L	Receive	
	L	L	L	L	Н	Receive	
	L	Н	Н	L	Z	Transmit	
	L	Н	L	Н	Z	Transmit	
1, 3, 5, 7	L	L	Н	Н	L	Receive	
1, 3, 5, 7	L	L	Н	L	Н	Receive	
	L	L	L	Н	Н	Receive	
	L	L	L	L	L	Receive	
Don't care	Н	Х	Х	Z	Z	Z	


## logic symbol†



<sup>&</sup>lt;sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



### logic diagram (positive logic)





SCBS079B - NOVEMBER 1991 - REVISED APRIL 1994

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	$-0.5\;V$ to 7 $V$
Input voltage range, V <sub>I</sub> (see Note 1)	$-0.5$ V to 7 V
Voltage range applied to any output in the disabled or power-off state, VO	$\dots$ –0.5 V to 5.5 V
Voltage range applied to any output in the high state, V <sub>O</sub>	$\dots$ -0.5 V to V <sub>CC</sub>
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	–30 mA
Current into any output in the low state, I <sub>O</sub>	
Operating free-air temperature range	
Storage temperature range	−65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### recommended operating conditions (see Note 2)

				NOM	MAX	UNIT	
Vcc	Supply voltage			5	5.5	V	
VIH	High-level input voltage					V	
V <sub>IL</sub>	Low-level input voltage				0.8	V	
I <sub>IK</sub>	Input clamp current				-18	mA	
ЮН	High-level output current	A port			-3	mA	
	riigh-ievel output current	B port, PARITY, ERR			-15		
lOL	Low lovel output ourrant	A port			24	mA	
	Low-level output current	B port, PARITY, ERR			64	ША	
TA	Operating free-air temperature				70	°C	

NOTE 2: Unused or floating pins (input or I/O) must be held high or low.



NOTE 1: The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

## **SN74BCT657** OCTAL TRANSCEIVER WITH PARITY GENERATOR/CHECKER AND 3-STATE OUTPUTS SCBS079B - NOVEMBER 1991 - REVISED APRIL 1994

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER		TEST CONDITIONS		MIN	TYP <sup>†</sup>	MAX	UNIT
٧ıĸ		V <sub>CC</sub> = 4.5 V,	I <sub>I</sub> = -18 mA				-1.2	V
Vон	Any output	V <sub>CC</sub> = 4.5 V,	$I_{OH} = -3 \text{ mA}$		2.4	3.3		
	B port, PARITY, ERR	V <sub>CC</sub> = 4.5 V,	$I_{OH} = -15 \text{ mA}$		2	3.1		V
	Any output	V <sub>CC</sub> = 4.75 V,	$I_{OH} = -3 \text{ mA}$		2.7			
V	A port	V <sub>CC</sub> = 4.5 V,	I <sub>OL</sub> = 24 mA			0.35	0.5	V
VOL	B port, PARITY, ERR	$V_{CC} = 4.5 \text{ V},$	$I_{OL} = 64 \text{ mA}$			0.42	0.55	V
	T/R	$V_{CC} = 0$ ,	V <sub>I</sub> = 7 V,	OE = 4.5 V			20	μΑ
	ŌE	$V_{CC} = 0$ ,	V <sub>I</sub> = 7 V,	T/R = 4.5 V			20	
П	ODD/EVEN	$V_{CC} = 0$ ,	V <sub>I</sub> = 7 V				20	
	A port	V <sub>CC</sub> = 5.5 V,	V. 55V				100	
	B port, PARITY		$V_{I} = 5.5 \text{ V}$				200	
	A or B port, PARITY	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 2.7 V				200	
I <sub>IH</sub> ‡	T/R, OE						20	μΑ
	ODD/EVEN						20	
	A or B port, PARITY	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 0.5 V				-70	
I <sub>IL</sub> ‡	T/R, OE						-20	μΑ
	ODD/EVEN						-20	
	A port	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0		-60		-200	mA
los§	B port, PARITY, ERR				-125		-300	IIIA
lozh	ERR	V <sub>CC</sub> = 5.5 V,	$V_0 = 2.7 \text{ V}$				50	μΑ
lozL	ERR	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0.5 V				-50	μΑ
ICCL		V <sub>CC</sub> = 5.5 V,	Outputs open				90	mA
ICCH		V <sub>CC</sub> = 5.5 V,	Outputs open				2	mA
ICCZ		$V_{CC} = 5.5 \text{ V},$	Outputs open				1	mA
Ci	Control input	V <sub>CC</sub> = 5 V,	V <sub>I</sub> = 2.5 V or 0.5 V			6.5		pF
Cı	A port		\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	<u> </u>		10		n-
C <sub>io</sub>	B port, PARITY	V <sub>CC</sub> = 5 V,	$V_0 = 2.5 \text{ V or } 0.5 \text{ V}$		14			pF
Со	ERR	V <sub>CC</sub> = 5 V,	V <sub>O</sub> = 2.5 V or 0.5 V			10		pF
E								

<sup>†</sup> All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C. ‡ For I/O ports, the parameters I<sub>IH</sub> and I<sub>IL</sub> include the off-state output current. § Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

SCBS079B - NOVEMBER 1991 - REVISED APRIL 1994

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L$ = 50 pF (unless otherwise noted) (see Note 3)

PARAMETER	FROM	TO	V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C			MIN	MAX	UNIT
	(INPUT)	(OUTPUT)	MIN	TYP	MAX			
t <sub>PLH</sub>	A or B	B or A	1.1	3.1	6	1.1	6.6	ns
t <sub>PHL</sub>	AOIB		2	5.3	8.5	2	9	
t <sub>PLH</sub>	A	PARITY	3	7.4	12.7	3	15.4	ns
<sup>t</sup> PHL			4.6	8.6	14.1	4.6	15.9	
<sup>t</sup> PLH	ODD/EVEN	PARITY, ERR	1.1	4.1	6.4	1.1	7.1	ns
<sup>t</sup> PHL			2.6	5.5	8.3	2.6	9	
t <sub>PLH</sub>	В	ĒRR	3.1	7.4	12.6	3.1	15.3	ns
<sup>t</sup> PHL			4.4	6.5	13.3	4.4	15.5	113
<sup>t</sup> PLH	PARITY	ERR	3.4	7.7	10.7	3.4	13.2	ns
<sup>t</sup> PHL			5.5	8.8	12	5.5	13.9	115
<sup>t</sup> PZH	ŌĒ	A, B, PARITY, or ERR	1.8	5.1	7.7	1.8	9.1	20
tPZL	OE		3.2	6.7	14.2	3.2	16.3	ns
<sup>t</sup> PHZ	ŌĒ	A, B, PARITY, or ERR	2.6	5.7	8	2.6	9.1	ns
<sup>t</sup> PLZ	ŬL.		2	5	7.4	2	8	115

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.

#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated